Ge0.83Sn0.17 P-Channel Metal-Oxide-Semiconductor Field- Effect Transistors: Impact of Sulfur Passivation on Gate Stack Quality by Lei, Dian & Gong, Xiao
Selection of our books indexed in the Book Citation Index 
in Web of Science™ Core Collection (BKCI)
Interested in publishing with us? 
Contact book.department@intechopen.com
Numbers displayed above are based on latest data collected. 
For more information visit www.intechopen.com
Open access books available
Countries delivered to Contributors from top 500 universities
International  authors and editors
Our authors are among the
most cited scientists
Downloads
We are IntechOpen,
the world’s leading publisher of
Open Access books
Built by scientists, for scientists
12.2%
122,000 135M
TOP 1%154
4,800
Chapter 6
Ge0.83Sn0.17 P-Channel Metal-Oxide-Semiconductor
Field-Effect Transistors: Impact of Sulfur Passivation on
Gate Stack Quality
Dian Lei and Xiao Gong
Additional information is available at the end of the chapter
http://dx.doi.org/10.5772/intechopen.74532
© 2016 The Author(s). Licensee InTech. This chapter is distributed under the terms of the Creative Commons 
Attribution License (http://creativecommons.org/licenses/by/3.0), which permits unrestricted use, 
distribution, and reproduction in any medium, provided the original work is properly cited. 
. 3 .17
Field-Effect Transistors: Impact of Sulfur Passivation on 
ia  Lei a  ia  
Additional infor ation is available at the end of the chapter
Abstract
The effect of sulfur passivation of the surface of Ge
0.83
Sn
0.17
 is investigated. X-ray photo-
electron spectroscopy (XPS) was used to examine the interfacial property between HfO
2
 
and Ge
0.83
Sn
0.17
. Sulfur passivation is effective in reducing both the Ge oxides and Sn 
oxides formation and the Sn atoms segregation. In addition, sulfur passivation reduces 
the interface trap density D
it
 at the HfO
2
/Ge
0.83
Sn
0.17
 interface from the valence band edge 
to the midgap. After the implementation of sulfur passivation, Ge
0.83
Sn
0.17
 p-MOSFETs 
show improved subthreshold swing S and effective hole mobility μeff. 25% μeff enhance-ment can be observed in Ge
0.83
Sn
0.17
 p-MOSFETs with sulfur passivation at a high inver-
sion carrier density Ninv of 1 × 1013 cm−2.
Keywords: GeSn, p-MOSFETs, sulfur passivation, XPS, dangling bond
1. Introduction
Materials with high carrier mobilities such as germanium (Ge) could replace Silicon (Si) as the 
channel material in metal-oxide-semiconductor field-effect transistors (MOSFETs) for future 
high performance logic applications [1–10]. Recently, germanium-tin (GeSn) was reported 
to have a higher hole mobility than Ge and is a promising channel material for p-channel 
MOSFETs (p-MOSFETs) [11–18].
Theoretical calculation [11] shows that the light hole effective mass of GeSn decreases with 
increasing Sn composition. It is also demonstrated experimentally [19] that increasing Sn 
© 2018 The Author(s). Licensee IntechOpen. This chapter is distributed under the terms of the Creative
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composition in GeSn p-MOSFETs increases the effective hole mobility. However, due to the 
low surface energy and large covalent radius of Sn, Sn atoms may segregate to the surface 
during growth of GeSn [20–22]. Hence, the thermal stability may be worse at a higher Sn 
composition. Li et al. reported that a Sn-rich surface layer would form when Ge
0.922
Sn
0.078
 is 
annealed at 620°C [23]. A similar phenomenon occurs on Ge
0.915
Sn
0.085
 surface after annealing 
at 500°C [24]. For Sn composition as high as 17%, self-assembled Sn wires can form at an 
annealing temperature as low as 280°C [25]. Severe Sn segregation may reduce carrier mobil-
ity and degrade the drive current in MOSFETs. Therefore, in order to achieve high perfor-
mance GeSn p-MOSFETs with high Sn composition, a fabrication process with low thermal 
budget may be required to maintain a good quality of the GeSn channel material and the 
GeSn/high-k dielectric interface.
Various passivation techniques have been demonstrated to be effective in improving the 
gate stack quality of both Ge and GeSn channel p-MOSFETs, such as Si
2
H6 passivation [12, 17], Ge capping [26], GeSnO
x
 passivation [27, 28], and sulfur passivation [15, 29, 30]. Among 
these passivation techniques adopted for GeSn p-MOSFETs fabrication, Si
2
H6 passivation and GeSnO
x
 passivation require a process temperature higher than 370°C and 400°C, respectively. 
It has already been reported that Sn can segregate out to the GeSn surface during Si passiv-
ation process at a temperature of 370°C and degrades the device performance [17]. Therefore, 
low temperature passivation technique was investigated in this work for the fabrication of 
GeSn p-MOSFETs with Sn composition of 17%.
The adsorption of sulfur atoms is a promising route to chemically and electrically passivate the 
highly reactive Ge and GeSn surface [15, 29–31]. Compared with other passivation techniques, 
room temperature sulfur passivation using (NH
4
)
2
S solution has several advantages: (1) GeSn 
surface could be effectively passivated through the formation of covalent S-Ge and S-Sn bond. 
This will reduce oxide formation which degrades device performance; (2) The formed sulfur 
passivation layer is very thin with very little increase on the effective oxide thickness (EOT); 
(3) Sn segregation can be suppressed during the passivation process owning to a lower thermal 
budget. Sulfur passivation has already been implemented into Ge
0.947
Sn
0.053
 p-MOSFETs fabrica-
tion and demonstrated enhanced peak hole mobility as compared with Si
2
H6 passivation [15]. However, the mechanism of the effect of sulfur passivation on the GeSn/HfO
2
 interface quality 
has not been investigated. In addition, the impact of sulfur passivation on the reduction of D
it
 
was not quantified.
In this chapter, sulfur passivation of GeSn surface at room temperature was investigated and 
implemented in the fabrication of Ge
0.83
Sn
0.17
 p-channel MOSFETs. To study the impact of sul-
fur passivation on the quality of high-k dielectric/GeSn interface, extensive X-ray photoelec-
tron spectroscopy (XPS) analysis was carried out. Sulfur passivation is found to be effective 
in suppressing the formation of Sn oxides and Ge oxides, and Sn surface segregation. In addi-
tion, sulfur passivation helps to reduce the high-k dielectric/GeSn interface trap density D
it
 as 
extracted using the conductance method. Material study of nickel stanogermanide [Ni(GeSn)] 
contact formation at low temperatures was also performed for low resistivity [Ni(GeSn)] S/D 
contact. The sulfur-passivated Ge
0.83
Sn
0.17
 p-MOSFETs exhibit smaller subthreshold swing S, 
higher intrinsic transconductance G
m,int
, and higher effective hole mobility μeff as compared to the non-passivated control. At a high inversion carrier density of 1 × 1013 cm−2, sulfur passiv-
ation enhances μeff by 25% as compared with the non-passivated control.
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2. Experiment
2.1. Material growth and characterization of Ge
0.83
Sn
0.17
 substrate
The high quality Ge
0.83
Sn
0.17
 sample was grown using molecular beam epitaxy (MBE). 4-inch 
(001)-oriented Ge wafers with n-type doping concentration of 5 × 1016 cm−3 were used as the 
starting substrates. After the cyclic cleaning of Ge substrates using dilute hydrofluoric acid 
(DHF) (HF:H
2
O = 1:50) and deionized (DI) water, the unintentionally p-type doped Ge
0.83
Sn
0.17
 
film was grown on the Ge substrate using the solid source low temperature MBE system 
[32, 33]. The growth temperature was set at 100°C. 99.9999% pure Ge and 99.9999% pure Sn 
were used as Ge and Sn sources, respectively. The growth chamber has a base pressure of 
3 × 10−10 Torr. Ge
0.83
Sn
0.17
 film with the thickness of 10 nm was grown on the Ge substrates. 
Figure 1 shows the 5 × 5 μm AFM scan of the as-grown Ge
0.83
Sn
0.17
 surface. The surface is 
very smooth with a root-mean-square (RMS) roughness as small as 0.198 nm. High-resolution 
transmission electron microscopy (HRTEM) was employed to analyze the crystalline qual-
ity of the as-grown Ge
0.83
Sn
0.17
 sample. Figure 2(a) shows a low magnification cross-sectional 
TEM (XTEM) image of an as-grown Ge
0.83
Sn
0.17
 sample, indicating that the GeSn surface is 
smooth. The GeSn layer thickness is ~10 nm. The high resolution TEM (HRTEM) image in 
Figure 2(b) shows the smooth Ge
0.83
Sn
0.17
 surface. In addition, very clear lattice fringes and 
defect-free GeSn/Ge interface can be observed, as shown in the HRTEM image of Figure 2(c).
High resolution X-ray diffraction (HRXRD) was also used to analyze the Sn composition and 
strain property of the as-grown Ge
0.83
Sn
0.17
 substrate. Figure 3(a) shows the (004) ω-2θ rocking 
scan of the as-grown sample. Both Ge and GeSn peaks are well-defined. The peak at smaller 2θ 
value is the GeSn peak. The relative broad full-width-half-maximum (FWHM) is due to the thin 
GeSn layer thickness (~10 nm). (115) reciprocal space mapping (RSM) of an as-grown Ge
0.83
Sn
0.17
/
Ge (001) sample is shown in Figure 3(b). The GeSn film is fully strained to the Ge substrate and 
the substitutional Sn composition is calculated to be 17% from XRD measurement.
Figure 4(a) summarizes the key process steps for fabricating Ge
0.83
Sn
0.17
 p-MOSFETs. After 
the MBE growth of ~10 nm Ge
0.83
Sn
0.17
 film on the lightly n-type doped Ge (100) substrate, 
pre-gate cleaning using DHF (HF:H
2
O = 1:50) and DI water was performed. Two splits were 
Figure 1. 5 × 5 μm AFM scan of the as-grown Ge
0.83
Sn
0.17
 substrate. The GeSn surface is very smooth with a RMS 
roughness as small as 0.198 nm.
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introduced: one with 10 minutes sulfur passivation using (NH
4
)
2
S solution (24% by weight) at 
room temperature (25°C) and the other one without sulfur passivation. After that, the samples 
were loaded into the atomic layer deposition (ALD) chamber immediately to avoid surface 
oxidation due to air exposure. Surface treatment was done using Trimethylaluminum (TMA) 
as precursor with pulse duration of 30 ms. This was followed by deposition of 3 nm-thick 
hafnium dioxide (HfO
2
) at 250°C using Tetrakis (dimethylamido) hafnium and H
2
O as precur-
sors. The total ALD process duration including the pumping and venting steps is ~ 15 min. 
After that, 110 nm-thick tantalum nitride (TaN) was deposited using a reactive sputtering 
system. The metal gate was then patterned by photolithography and etched using chlorine 
(Cl
2
)-based plasma. A 10 nm-thick nickel (Ni) was then deposited using e-beam evaporator 
and the self-aligned Ni(GeSn) metallic contact was formed by rapid thermal annealing (RTA) 
at 250°C for 30 s in the N
2
 ambient. Finally, excess Ni was removed by selective wet etch using 
concentrated sulfuric acid (H
2
SO
4
) (96% by weight). The maximum processing temperature of 
Figure 2. (a) Low magnification XTEM image of an as-grown Ge
0.83
Sn
0.17
 sample showing the smooth GeSn surface. High 
magnification XTEM images of the Ge
0.83
Sn
0.17
 sample shows (c) the zoom-in view of smooth GeSn surface and (d) defect-
free Ge
0.83
Sn
0.17
/Ge interface.
Figure 3. (a) (004) rocking scan of the as-grown sample shows both the Ge
0.83
Sn
0.17
 and Ge peaks. The well-defined GeSn 
peak indicates the good crystalline quality of the GeSn layer. The peak is relatively broader than the Ge peak because 
of the thin layer thickness of the GeSn layer. (b) (115) RSM showing that the Ge
0.83
Sn
0.17
 film is fully strained to the Ge 
(001) substrate. The substitutional Sn composition is calculated to be 17%. Device fabrication of Ge
0.83
Sn
0.17
 p-MOSFETs.
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the whole fabrication process was 250°C to limit out-diffusion of Sn to the channel surface or 
into the gate dielectric. A top-view scanning electron microscopy (SEM) image of a completed 
Ge
0.83
Sn
0.17
 p-MOSFET with a gate length L
G
 of 4 μm is shown in Figure 4(b). Figure 4(c) shows 
a HRTEM image of the transistor along the dash line A-A’ indicated in Figure 4(b).
3. Results and discussion
3.1. Sulfur-passivated gate stack study
The (001) surface of a diamond-structure semiconductor has two dangling bonds per surface 
atom. GeSn grown on Ge (001) surface has a (001) surface as shown in the atomic structure in 
Figure 5(a) viewed into the [110] direction. One monolayer (ML) of a Group VI element can 
passivate all the dangling bonds by occupying the bridge site in a (1 × 1) geometry [34, 35]. 
Sulfur atoms could obtain an ideal (1 × 1) termination of the bivalent (001) surfaces of silicon 
and Ge. Although sulfur could desorb from the Si surface at room temperature or diffuse into 
the Si bulk during heating [36], Weser et al. found that an ordered (1 × 1) structure with one 
sulfur atom bonded on a bulk-like bridge site could be achieved by introducing elemental sul-
fur atoms on the Ge (001) surface under ultrahigh vacuum (UHV) condition [34, 35]. The for-
mation of Ge-S-Ge bridge bonds after a treatment in (NH
4
)
2
S solution has also been reported 
based on various characterization techniques, such as photoelectron spectroscopy [37], ion 
scattering spectroscopy [38], as well as X-ray standing wave measurements [39]. Similarly, 
sulfur passivation should also be able to passivate the GeSn (001) surface through the forma-
tion of S-Ge and S-Sn covalent bonds which suppress the formation of Ge and Sn oxides at 
the surface, as illustrated in the atomic schematic shown in Figure 5(b). In this Section, the 
Figure 4. (a) Process flow for fabricating Ge
0.83
Sn
0.17
 channel p-MOSFETs where a sulfur passivation step was introduced 
prior to the deposition of high-k gate dielectric (HfO
2
). The maximum processing temperature is 250°C. (b) Top-view 
SEM image showing a completed Ge
0.83
Sn
0.17
 p-MOSFET with self-aligned NiGeSn S/D contacts. (c) HRTEM image of a 
Ge
0.83
Sn
0.17
 channel p-MOSFET as seen in a cross-section along the dash line AA’ in (b).
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effectiveness of sulfur passivation on the gate stack of GeSn p-MOSFETs is investigated using 
XPS. The interface trap density value is also extracted using conductance method and com-
pared with the non-passivated control.
3.2. XPS study on the effect of sulfur passivation
To investigate the interfacial property between the high-k dielectric and Ge
0.83
Sn
0.17
 after sulfur 
passivation, XPS measurement was carried out to study the change of the interfacial chemical 
bonds. Two blanket Ge
0.83
Sn
0.17
 samples were prepared for the measurement. After the cyclic 
DHF (1:50) cleaning, one of the sample went through 10 minutes aqueous (NH
4
)
2
S solution 
(24% by weight) and the other one did not. After that, an ultra-thin (~1 nm) HfO
2
 layer was 
deposited by ALD on these two samples. The HfO
2
 layer thickness should be smaller than the 
XPS information depth [40]. XPS characterization was then performed using a VG ESCALAB 
220i–XL imaging XPS system. Monochromatic aluminum (Al) Kα X-ray (1486.7 eV) was used 
to obtain the core level spectra of these samples. Binding energy was calibrated with standard 
samples for some pure metals. The binding energy of Carbon (C) 1 s from adventitious hydro-
carbon surface contamination was set at 285.0 eV for further charge correction.
In order to confirm the incorporation of S after the (NH
4
)
2
S passivation, core level XPS spectra 
of the S 2p peak were captured for HfO
2
-capped Ge
0.83
Sn
0.17
 blanket samples with and without 
sulfur passivation, as shown in Figure 6(a). The black curve represents the S 2p signal obtained 
from the non-passivated Ge
0.83
Sn
0.17
 sample. The circles are the raw data points obtained from 
the sulfur-passivated sample. Gaussian and Lorentzian line shapes with a Shirley background 
subtraction were used to fit the raw data. The blue line is the overall fitting of the core level 
spectra and the gray lines are the fitted peak components. For the S 2p core level spectra, the 
well-resolved two peaks correspond to S 2p
1/2
 (163.4 ± 0.02 eV) and S 2p
3/2
 (162.0 ± 0.02 eV) 
[41]. The S 2p signal obtained from the sulfur-passivated Ge
0.83
Sn
0.17
 sample indicates that S 
is introduced onto the GeSn surface by the (NH
4
)
2
S treatment and is still present after the 
deposition of HfO
2
. Figure 6(b) shows N 1 s core level spectra for both samples. The N 1 s 
Figure 5. Side view into the [110] direction of (a) non-passivated (1 × 1) and (b) the sulfur-passivated GeSn (001) surfaces.
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peak (399.0 ± 0.02 eV) [41] on the sulfur-passivated sample is not observed, indicating that 
nitrogen is not incorporated. The sulfur passivation layer thickness is calculated using two 
different photoelectron peaks of the same element at kinetic energies E
1
 and E
2
 (E
1
 and E
2
 have 
sufficiently large differences in λ) [42, 43]. Ge 3d and Ge 2p
3
 data (not shown) are used and the 
equation is shown below:
  d = cos θ ⋅   λ A ( E 1 ) ⋅  λ A ( E 2 )  ____________
 λ 
A
 ( E 1 ) −  λ A ( E 2 )  ⋅ ln  
 I 
B
 ' ( E 1 ) 
 _____
 I 
B
 ' ( E 2 ) , (1)
where λ
A
(E
1
) and λ
A
(E
2
) are the attenuation length of Ge 3d and Ge 2p
3
, I’
B
(E
1
) and I’
B
(E
2
) are 
corrected photoelectron intensities, and θ is take-off angle. The sulfur passivation layer thick-
ness is calculated to be 0.44 nm using the Ge 3d and Ge 2p
3
 XPS signals.
Figure 7(a) and (b) show the Sn 3d core level spectra of HfO
2
-capped Ge
0.83
Sn
0.17
 blanket sam-
ples with and without sulfur passivation, respectively. The circles, blue lines, and gray lines 
shown in Figure 7 are the raw data points, the overall fitting curves, and fitted peak compo-
nents, respectively. Due to spin orbit splitting, two separated Sn 3d peaks (Sn 3d
3/2
 and Sn 3d
5/2
) 
can be observed on both samples. The left shoulders, binding energy at 486.7 ± 0.2 eV and 
494.9 ± 0.2 eV, can be attributed to the formation of Sn oxides (SnO
x
) [41]. Similarly, Figure 7(c) 
and (d) show the Ge 3d core level spectra of HfO
2
-capped Ge
0.83
Sn
0.17
 blanket samples with and 
without sulfur passivation, respectively. Ge oxides (GeO
2
 and GeO
x
) can also be observed in 
both samples. The Ge and Sn oxide signals can be detected on both samples and could come 
from two sources: (1) ALD HfO
2
 deposition as H
2
O pulses were introduced in the chamber 
with a temperature of 250°C, (2) sample transfer before loading into the XPS chamber as the 
samples were exposed to the air ambient. However, the intensities of both Ge oxides and SnO
x
 
are reduced significantly after the sulfur passivation, indicating the effectiveness of sulfur 
passivation in suppressing both Ge oxides and SnO
x
 formation.
The native Ge and Sn oxides formation at the high-k/GeSn interface could result in high D
it
 
value and gate leakage current. Lee et al. reported that the native Ge oxide could react with 
Ge at the interface and form GeO which is easily desorbed during thermal processing [44].
Figure 6. (a) S 2p core level XPS spectra for ~1 nm HfO
2
-capped Ge
0.83
Sn
0.17
 samples with and without sulfur passivation. 
The circles, blue lines and gray lines are the raw data points, the overall fitting curves, and the S 2p
1/2
 or S 2p
3/2
 peak 
components, respectively. The black curve represents the S 2p signal obtained from the non-passivated sample. (b) N 1s 
core level spectra for both samples.
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  GeO 
2
 + Ge → 2GeO ( ↑ ) . (2)
This could generate a huge amount of interface states which degrade the gate stack quality [45]. 
The Sn oxide could also be detrimental to the GeSn gate stack as SnO
2
 is known to exhibit metal-
lic behaviour, which leads to high gate leakage current [46, 47]. Therefore, suppressing the Ge 
and Sn oxides formation is important for achieving good gate quality for Ge
0.83
Sn
0.17
 p-MOSFETs.
To quantify the impact of sulfur passivation on Ge oxides and SnO
x
 formation at the high-k/
GeSn interface, angle-resolved XPS (ARXPS) was performed. Both SnO
x
 and Ge oxide signals 
can be detected. The ratio of oxidized Sn (or Ge) atoms to the total Sn (or Ge) atoms can be 
calculated using
  γ 
Sn−O  =  
 A 
Sn−O 
 __________ 
 A 
Sn−Sn +  A Sn−O 
, (3)
  γ 
Ge−O  =  
 A 
Ge−O 
 __________ 
 A 
Ge−Ge +  A Ge−O 
, (4)
where A
Sn-O
, A
Sn-Sn
, A
Ge-O
, and A
Ge-Ge
 are the normalized Sn-O peak area, normalized Sn-Sn 
peak area (also including Sn-Ge bonding), normalized Ge-O peak area, and normalized 
Ge-Ge peak area (also including Ge-Sn bonding), respectively [48]. With consideration of 
Scofield photoionization cross-sections and the transmission function of the spectrometer, 
γ
Sn-O
 and γ
Ge-O
 can be plotted as a function of the photoelectron take-off angle θ and are 
shown in Figure 8. The inset in Figure 8 illustrates the definition of θ. θ of 0°, 30°, 45°, and 
60° were used. It is observed that γ
Sn-O
 and γ
Ge-O
 increase with increasing θ. This is due to the 
fact that more Ge and Sn atoms at the surface get oxidized than those at the sub-surface. For 
larger θ, the information depth is smaller and ARXPS becomes more surface sensitive. For 
Ge oxides, the oxide percentages of the sulfur-passivated Ge
0.83
Sn
0.17
 sample increase from 
20 to 42% when θ increases from 0 to 60°. However, all the values are 10–20% smaller than 
those of the non-passivated one. A similar trend is also observed for SnO
x
, and the sulfur-
passivated Ge
0.83
Sn
0.17
 sample shows more than 50% reduction in SnO
x
 percentage than the 
non-passivated one at all take-off angles. The reduction of oxide formation is more obvious 
in Sn atoms than Ge atoms. This reveals that sulfur passivation is more effective in suppress-
ing Sn oxide formation than Ge oxide formation. The reduction of both Ge and Sn oxides 
can be ascribed to the formation of S-Ge and S-Sn bonds on the sample surface. Since both 
samples went through the DHF treatment, most native oxides were removed and the sample 
surface becomes H-terminated. As a result, the Ge
0.83
Sn
0.17
 sample surface has Ge-H, Sn-H 
bonds, and possibly Ge-O and Sn-O bonds due to the incomplete surface oxide removal 
in DHF [49]. After sulfur passivation, Ge-H bond (bond energy: 263 kJ/mol [50]) and Sn-H 
bond (bond energy: 264 kJ/mol) are replaced by more stable Ge-S bond (bond energy: 534 kJ/
mol) and Sn-S bond (bond energy: 467 kJ/mol), respectively. The S passivation layer formed 
at the GeSn surface can suppress the further oxidation of sub-surface Ge and Sn atoms.
To further investigate the effect of sulfur passivation on the interface quality between the 
high-k dielectric and Ge
0.83
Sn
0.17
, the extent of surface segregation of Sn atom was analyzed 
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using the obtained ARXPS data. The Ge and Sn atomic concentrations can be calculated using 
the stabilized Ge 3d and Sn 3d spectra. The atomic concentrations of Sn (γ
Sn/(Ge + Sn)
) and Ge 
(γ
Ge/(Ge + Sn)
) can be expressed as
  γ 
Sn/ (Ge+Sn)   =  
 A 
Sn−Sn +  A Sn−O 
  ____________________  
 A 
Sn−Sn +  A Sn−O +  A Ge−Ge +  A Ge−O 
, (5)
  γ 
Ge/ (Ge+Sn)   =  
 A 
Ge−Ge +  A Ge−O 
  ____________________  
 A 
Sn−Sn +  A Sn−O +  A Ge−Ge +  A Ge−O 
, (6)
and plotted as a function of θ. Figure 9 shows γ
Ge/(Ge + Sn)
 and γ
Sn/(Ge + Sn)
 near the surface of 
Ge
0.83
Sn
0.17
 as a function of θ for both the sulfur-passivated and non-passivated samples. The 
calculated γ
Sn/(Ge + Sn)
 increases with the increase of θ, indicating that surface segregation of Sn 
occurred in both samples. The Sn composition of the non-passivated Ge
0.83
Sn
0.17
 sample even 
exceeds 20% at θ of 60°. This is because Sn tends to segregate toward the surface, with the 
severity increasing at higher Sn compositions. Wang et al. reported that Sn segregation can 
occur at a temperature as low as 200°C for strained Ge
0.915
Sn
0.085
 grown on Ge [24]. Since our 
Figure 7. Sn 3d and Ge 3d core-level spectra of (a) and (c) sulfur passivated and (b) and (d) non-passivated Ge
0.83
Sn
0.17
 
samples obtained by XPS. A 1 nm-thick HfO
2
 was deposited on both samples.
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Ge
0.83
Sn
0.17
 sample went through the ALD deposition process with a temperature of 250°C, Sn 
segregation could also occur. Although the segregation of Sn occurs on both GeSn samples, 
the calculated γ
Sn/(Ge + Sn)
 of the sulfur-passivated GeSn sample is smaller than that of the non-
passivated one at all take-off angles. The S passivation layer appears to suppress the underly-
ing Sn atoms from segregating to the surface and from further oxidation during ALD. The 
good integrity of high-k dielectric/GeSn interface maintained by sulfur passivation through 
the prevention of Sn out-diffusion and interfacial oxidation may help to improve the carrier 
transport characteristics in transistors.
3.3. Extraction of interface trap density
In order to extract the D
it
 of HfO
2
/Ge
0.83
Sn
0.17
 interfaces with and without sulfur passivation, 
Ge
0.83
Sn
0.17
 MOS capacitors (MOSCAPs) with 4 nm-thick HfO
2
 were fabricated. TaN and Al 
were deposited as the front gate and backside metals by reactive sputtering, respectively. 
Low temperature C-V measurement with frequencies ranging from 10 kHz to 1 MHz was 
performed on the Ge
0.83
Sn
0.17
 capacitors. D
it
 was extracted using the conductance method 
[51]. At a particular gate bias, the peak of the G
p
/ω versus frequency curve can be obtained at 
one sweeping frequency and is referring to the maximum of per-cycle energy loss. The per-
cycle energy loss is due to charge trapping and detrapping at certain oxide-semiconductor 
Figure 8. γSn-O and γGe-O calculated from angle-resolved XPS measurement for both the sulfur-passivated and non-passivated GeSn samples as a function of photoelectron take-off angle θ. The inset shows the definition of θ, which is set 
to be 0°, 30°, 45°, or 60° in the measurements.
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interface and its maximum occurs when the energy level of the trap states is aligned with 
the semiconductor surface Fermi-level. The value of D
it
 can be extracted using the following 
equation:
  D 
it
  = 2.5 ⋅  
 ( G p  / ω) 
max
 
 ________
qA
 , (7)
where (G
p
/ω)
max
 is the peak energy loss value, q is the electronic charge, and A is the area of 
capacitor. The band-gap of fully compressively strained Ge
0.83
Sn
0.17
 on Ge (100) substrate is 
~0.45 eV [52]. D
it
 values from the valence band edge to the midgap of GeSn for both sulfur-
passivated and non-passivated GeSn capacitors are extracted and plotted as a function of 
energy in the GeSn band-gap as shown in Figure 10. For the sample with sulfur passivation, 
D
it
 of 1013 cm−2·eV−1 was obtained at E-E
v
 of 0.13 eV. This is much smaller as compared with the 
non-passivated sample which has D
it
 of 6 × 1013 cm−2·eV−1. In addition, sulfur passivation also 
leads to significant reduction in D
it
 near the valence band edge. Sulfur passivation suppresses 
Ge and Sn oxide formation and Sn out-diffusion, leading to the reduction of D
it
. As a result, S 
of the sulfur-passivated GeSn p-MOSFETs is improved as compared with the non-passivated 
sample. In terms of the Ge
0.83
Sn
0.17
 p-MOSFETs, high density interface traps near the valence 
band edge can be charged when the device is biased to strong inversion, and degrade the 
effective hole mobility. In order to further improve the effective hole mobility of the Ge
0.83
Sn
0.17
 
p-MOSFETs, further optimization and significant improvement are needed to reduce the D
it
 
near the valence band for the high-k/GeSn gate stack.
Figure 9. The Ge and Sn atomic concentrations at surface region of Ge
0.83
Sn
0.17
 as a function of photoelectron take-off 
angle θ, as determined by angle-resolved XPS.
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3.4. Electrical characterization of Ge
0.83
Sn
0.17
 p-MOSFETs
I
DS
 - V
GS
 curves of Ge
0.83
Sn
0.17
 p-MOSFETs with and without sulfur passivation are shown in Figure 11(a). 
The blue circles represent the sulfur-passivated sample and the black circles are the data points of 
the non-passivated one. Both devices have L
G
 of 4 μm and gate width W
G
 of 100 μm. The sulfur-
passivated GeSn p-MOSFET exhibits S of 100 mV/decade. This is also the smallest reported S for 
any GeSn p-MOSFETs (non-passivated control shows S of 118 mV/decade). Figure 11(b) shows 
the output characteristics of the same devices in Figure 11(a). 10% on-state current enhance-
ment was demonstrated by sulfur-passivated Ge
0.83
Sn
0.17
 p-MOSFET as compared to non-pas-
sivated control. Drive current of 32 μA/μm was achieved at a gate over drive of −1.0 V and V
DS
  
of −1.0 V by the sulfur-passivated device. Table 1 benchmarks S of the sulfur-passivated 
Ge
0.83
Sn
0.17
 p-MOSFETs realized in this work with other GeSn p-MOSFETs reported using various 
Figure 11. (a) I
DS
 - V
GS
 curves of the sulfur-passivated Ge
0.83
Sn
0.17
 p-MOSFET show S of 100 mV/decade and I
ON
/I
OFF
 ratio 
of more than 3 orders of magnitude. S of the sulfur-passivated sample is smaller than that of the non-passivated one. 
(b) I
DS
 - V
DS
 curves of the same devices in (a).
Figure 10. D
it
 distribution from valence band edge to the midgap of GeSn as a function of energy. The sulfur-passivated 
GeSn sample demonstrates reduced midgap D
it
 as compared to the non-passivated control.
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passivation techniques [12–18, 53]. Despite the highest Sn composition, the Ge
0.83
Sn
0.17
 p-MOSFET 
realized in this work shows the smallest S as compared with the other GeSn p-MOSFETs. This 
could be attributed to the relative low D
it
 at the mid-gap (3.4 × 1012 cm−2 eV−1) as compared with 
the other passivation techniques (7–9 × 1012 cm−2 eV−1) [17]. This indicates the high quality of the 
Ge
0.83
Sn
0.17
 film grown by MBE which was maintained throughout the fabrication process using 
low processing temperatures, as well as the Ge and Sn oxides formation between Ge
0.83
Sn
0.17
 and 
high-k dielectric enabled by sulfur passivation. However, the D
it
 value near the valence band is 
still high (~1 × 1013 cm−2 eV−1) as shown in the D
it
 plot in Figure 10. This may degrade the effective 
hole mobility which will be discussed in the following sections.
Figure 12 shows the capacitance C as a function of gate voltage V
GS
 for the sulfur-passivated 
Ge
0.83
Sn
0.17
 p-MOSFET (L
G
 = 8 μm, W
G
 = 100 μm) measured at frequency of 50 kHz, 100 kHz, 
and 1 MHz. The schematic in the inset illustrates the configuration for C-V measurement. A 
quantum-mechanical C-V simulator [54] was used to fit the measured inversion C-V curve 
at 100 kHz and the simulated data were plotted using solid line in Figure 12. In the C-V 
simulator, the C-V characteristics are obtained through the calculation of hole and electron 
distributions by solving Schrödinger’s and Poisson’s equations self-consistently with the 
Fermi-Dirac distribution. In the simulation, the heavy hole effective mass of 0.27 m
0
 and light 
hole effective mass of 0.025 m
0
 (m
0
 is the free electron mass) were used for Ge
0.83
Sn
0.17
 channel 
[11]. From the simulated C-V curve, the equivalent oxide thickness (EOT) is extracted to be 
7.5 Å. Figure 13 shows the forward and backward inversion C-V sweeps of one Ge
0.83
Sn
0.17
 
p-MOSFET (L
G
 = 8 μm, W
G
 = 100 μm) measured at a frequency of 100 kHz. The hysteresis is 
small, which indicates good dielectric quality with low density of oxide traps.
The G
m,int
 curves versus V
GS
 at V
DS
 of −0.05 V for both sulfur-passivated and non-passivated 
devices are shown in Figure 14. L
G
 is 4 μm. G
m,int
 is extracted using:
  G 
m,int  =  
 G 
m,ext  ______________  1 − 0.5 ⋅  R 
SD
 ⋅  G 
m,ext 
, (8)
Work Passivation Technique Sn composition (%) S value
[12] Si passivation 5.3 250
[15] Sulfur passivation 4.2 220
[53] Si passivation 3 113
[13] No passivation 3 250
[16] Si passivation 4.2 135
[17] Si passivation 3 158
[14] Si passivation 8 198
[18] Ge capping 9 160
This work Sulfur passivation 17 100
Table 1. S values of GeSn p-MOSFETs with different Sn compositions and passivation techniques.
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Figure 13. Forward and backward inversion C-V sweeps at 100 kHz for one Ge
0.83
Sn
0.17
 p-MOSFET with a L
G
 of 8 μm. The 
hysteresis is small.
where G
m,ext
 is the measured extrinsic transconductance and R
SD
 is the source/drain resistance. 
Higher peak G
m,int
 was achieved in sulfur-passivated Ge
0.83
Sn
0.17
 p-MOSFET as compared with 
that of the non-passivated control. Improvement in G
m,int
 is attributed to better HfO
2
/GeSn 
interface achieved using sulfur passivation.
The μeff of Ge0.83Sn0.17 p-MOSFETs with and without sulfur passivation is extracted using the split C-V method:
  μ eff  =  1 __________ 
 W 
G
   Q 
inv
   Δ  R Total  _____Δ  L 
G
 
 
, (9)
Figure 12. C vs. V
GS
 plot of a sulfur-passivated Ge
0.83
Sn
0.17
 p-MOSFET measured at frequency of 50 kHz, 100 kHz, and 
1 MHz. The measured data points are plotted as symbols. The solid curve is obtained using a quantum-mechanical C-V 
simulator to fit 100 kHz C-V curve. The inset shows the C-V measurement configuration.
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where Q
inv
 is the inversion charge density in the GeSn channel, and ΔR
Total
/ΔL
G
 is the slope of 
total resistance (R
Total
) versus L
G
. Q
inv
 can be obtained by integrating the measured inversion C-V 
curve as shown in Figure 12. Using this approach, the impact of R
SD
 on extraction of hole mobil-
ity is taken out. Figure 15 shows the extracted μeff versus the inversion carrier density (Ninv) for both the sulfur-passivated and non-passivated Ge
0.83
Sn
0.17
 p-MOSFETs. The sulfur-passivated 
Ge
0.83
Sn
0.17
 p-MOSFET shows a peak hole mobility of 478 cm2/V·s at N
inv
 of ~2 × 1012 cm−2. At 
N
inv
 of 1 × 1013 cm−2, 25% higher hole mobility is achieved by the sulfur-passivated Ge
0.83
Sn
0.17
 
p-MOSFET as compared with the non-passivated one. This is consistent with the peak intrinsic 
transconductance results shown in Figure 14.
Figure 14. Intrinsic transconductance G
m,int
 vs. V
GS
 characteristics for Ge
0.83
Sn
0.17
 p-MOSFETs with and without sulfur 
passivation at V
DS
 = −0.05 V. The L
G
 of the device is 4 μm and W
G
 is 100 μm.
Figure 15. μeff vs. Ninv for Ge0.83Sn0.17 p-MOSFETs with and without sulfur passivation. The impact of RSD on μeff extraction was taken out using the inset equation through the total resistance slope method.
Ge0.83Sn0.17 P-Channel Metal-Oxide-Semiconductor Field-Effect Transistors: Impact of Sulfur…
http://dx.doi.org/10.5772/intechopen.74532
111
4. Conclusion
Sulfur passivation and low temperature process modules are developed and used in the fab-
rication of Ge
0.83
Sn
0.17
 p-MOSFET. Reduction in S and improvement in peak G
m,int
 and μeff are observed for the sulfur-passivated Ge
0.83
Sn
0.17
 p-MOSFETs as compared with the non-passivated 
control. This is attributed to the effective suppression of Ge and Sn oxides formation, and 
suppression of Sn surface segregation by sulfur passivation. In addition, the effect of sulfur 
passivation on D
it
 reduction is also investigated. It is observed that sulfur passivation reduces 
the D
it
 from the valence band edge to midgap of GeSn. As a result, the lowest S of 100 mV/
decade is achieved by the sulfur-passivated Ge
0.83
Sn
0.17
 p-MOSFETs. D
it
 level of 1013 cm−2 eV−1 
in the sulfur-passivated sample is still very high. Further improvement to significantly reduce 
D
it
 is needed to increase the hole mobility.
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